



# 512Mb NAND FLASH

AFND1208S1



## 512Mbit (64Mx8Bit)NAND FLASH

---

Revision No.	History	Draft Date	Remark
Rev.00	Initial Draft	Dec. 2011	Preliminary



## 512Mbit (64Mx8Bit) NAND FLASH

---

### FEATURES SUMMARY

- **Power Supply**

- 1.8V Device(AFND1208S1) 1.7V ~ 1.95V

- **Organization**

- Memory Cell Array : (64M + 2M) x 8bits

- Data Register : (512 + 16) x 8bits

- **Automatic Program and Erase**

- Page Program : (512 + 16)Bytes

- Block Erase : (16K + 512)Bytes

- **Page Read Operation**

- Page Size : (512 + 16)Bytes

- Random Access : 15us(Max.)

- Serial Page Access : 50ns(Min.)

- **Fast Write Cycle Time**

- Program time : 200us(Typ.)

- Block Erase time : 2ms(Typ.)

- **Copy-Back PROGRAM Operation**

- Fast Page copy without external buffering

- **Command Register Operation**

- **Security features**

- OTP area, 16Kbytes(32 pages)

- **Hardware Data Protection**

- Program / Erase locked during Power transitions

- **Data Integrity**

- Endurance : 100K Program / Erase Cycles  
(With 1bit/528byte ECC)

- Data Retention : 10 years

- **Package**

- AFND1208S1 : Pb-Free Package

- 48-pin TSOP(12 x 20 / 0.5 mm pitch)

- 48-Ball FBGA: 9.0 x 9.0 x 1.0mm



## 512Mbit (64Mx8Bit) NAND FLASH

---

### GENERAL DESCRIPTION

The AFND1208S1 is 512Mbit with spare 16Mbit capacity. The device is offered in 1.8V power supply. Its NAND cell provides the most cost-effective solution for the solid state mass storage market.

A program operation can be performed in typical 200us on the 528-bytes and an erase operation can be performed in typical 2ms on a 16K-bytes block. Data in the page can be read out at 50ns cycle time per byte. The I/O pins serve as the ports for address and data input/output as well as command input. Command, Data and Address are synchronously introduced using /CE, /WE, ALE and CLE input pin. The output pin R/B(open drain buffer) signals the status of the device during each operation. In a system with multiple memories the R/B pins can be connected all together to provide a global status signal. The on-chip write control automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. Even the write-intensive systems can take advantage of the AFND1208S1's extended reliability of 100K program / erase cycles by providing ECC(Error Correction Code) with real time mapping-out algorithm.

The chip could be offered with the /CE don't care function. This function allows the direct download of the code from the NAND flash memory device by a microcontroller, since the /CE transitions do not stop the read operation.


The copy back function allows the optimization of defective blocks management : when a page program operation fails the data can be directly programmed in another page inside the same array section without the time consuming serial data insertion phase. Also, this device includes extra features like OTP area.

The AFND1208S1 is an optimum solution for large nonvolatile storage applications such as solid state file storage and other portable applications requiring non-volatility.



# 512Mbit (64Mx8Bit) NAND FLASH


## Ordering Information






# 512Mbit (64Mx8Bit) NAND FLASH

## PIN CONFIGURATION (TSOP1)



## PACKAGE DIMENSIONS


### 48-PIN LEAD/LEAD FREE PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(I)






## 512Mbit (64Mx8Bit) NAND FLASH


### PIN CONFIGURATION (48ball-FBGA )




## PACKAGE OUTLINE DRAWING (48ball-FBGA 9x9mm)



TOP VIEW



BOTTOM VIEW



SIDE VIEW

<b>Description</b>
FBGA 48BALL
<b>Dimension</b>
9.0mm x 9.0mm x 0.90mm (Max. 1.0mm T)

1. ALL DIMENSIONS are in Millimeters.
2. POST REFLOW SOLDER BALL DIAMETER.  
(Pre Reflow diameter :  $\text{Ø}0.40 \pm 0.02$ )





## 512Mbit (64Mx8Bit) NAND FLASH

### PIN DESCRIPTION

Pin Name	Pin Function
I/O0 ~ I/O7	<b>DATA INPUTS/OUTPUTS</b> The I/O pins are used to input command, address and data, and to output data during read operations. The I/O pins float to high-z when the chip is deselected or when the outputs are disabled.
CLE	<b>COMMAND LATCH ENABLE</b> The CLE input controls the activating path for commands sent to the command register. When active high, commands are latched into the command register through the I/O ports on the rising edge of the /WE signal.
ALE	<b>ADDRESS LATCH ENABLE</b> The ALE input controls the activating path for address to the internal address registers. Addresses are latched on the rising edge of /WE with ALE high
/CE	<b>CHIP ENABLE</b> The /CE input is the device selection control. When the device is in the Busy state, /CE high is ignored, and the device does not return to standby mode in program or erase operation. Regarding /CE control during read operation, refer to 'Page Read' section of device operation.
/RE	<b>READ ENABLE</b> The /RE input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid tREA after the falling edge of /RE which also increments the internal column address counter by one.
/WE	<b>WRITE ENABLE</b> The /WE input controls writes to the I/O port. Commands, address and data are latched on the rising edge of the /WE pulse.
/WP	<b>WRITE PROTECT</b> The /WP pin provides inadvertent write/erase protection during power transitions. The internal high voltage generator is reset when the /WP pin is active low.
R/B	<b>READY/BUSY OUTPUT</b> The R/B output indicates the status of the device operation. When low, it indicates that a program, erase or random read operation is in process and returns to high state upon completion. It is an open drain output and does not float to high-z condition when the chip is deselected or when outputs are disabled.
Vcc	<b>POWER</b> Vcc is the power supply for device.
Vss	<b>GROUND</b>
N.C	<b>NO CONNECTION</b> Lead is not internally connected.

Note : Connect all Vcc and Vss pins of each device to common power supply outputs  
Do not leave Vcc or Vss disconnected.



# 512Mbit (64Mx8Bit) NAND FLASH

Figure 1. AFND1208S1 FUNCTIONAL BLOCK DIAGRAM





Figure 2. AFND1208S1 ARRAY ORGANIZATION



	I/O 0	I/O 0	I/O 0	I/O 0	I/O 0	I/O 0	I/O 0	I/O 0
1st Cycle	A0	A1	A2	A3	A4	A5	A6	A7
2nd Cycle	A9	A10	A11	A12	A13	A14	A15	A16
3rd Cycle	A17	A18	A19	A20	A21	A22	A23	A24
4th Cycle	A25	*L	*L	*L	*L	*L	*L	*L

Column Address  
Row Address  
(Page Address)

- NOTE : Column Address : Starting Address of the Register.  
 00h Command(Read) : Defines the starting address of the 1st half of the register.  
 01h Command(Read) : Defines the starting address of the 2nd half of the register.  
 \* A8 is set to "Low" or "High" by the 00h or 01h Command.  
 \* The device ignores any additional input of address cycles than required.